Features • Secure battery authentication • Superior SHA-256 Hash Algorithm • Best in class 256 bit key length • Guaranteed Unique 48 bit Se
10 AT88SA100S [Preliminary] 8558A–SMEM–03/09 3.2. IO Blocks Commands are sent to the chip, and responses received from the chip, within
AT88SA100S [ Preliminary] 11 8558A–SMEM–03/09 3.4.1. IO Timeout After a leading transition for any data token has been received, the dev
12 AT88SA100S [Preliminary] 8558A–SMEM–03/09 4. Commands The command packet is broken down in the following way: Byte Name Meaning 0
AT88SA100S [ Preliminary] 13 8558A–SMEM–03/09 4.1. MAC Computes a SHA-256 digest of the key, challenge and other fixed information on th
14 AT88SA100S [Preliminary] 8558A–SMEM–03/09 4.2. Read Reads 4 bytes from Fuse, ROM or MemValid. Any attempt to present the chip with a
AT88SA100S [ Preliminary] 15 8558A–SMEM–03/09 4.3. BurnFuse Burns one of the 88 user accessible fuse bits. The power supply pin must mee
16 AT88SA100S [Preliminary] 8558A–SMEM–03/09 4.4. GenPersonalizationKey This command generates a decryption digest that will be used by
AT88SA100S [ Preliminary] 17 8558A–SMEM–03/09 4.5. LoadSram Writes 256 bits into the battery backed SRAM and locks this memory against f
18 AT88SA100S [Preliminary] 8558A–SMEM–03/09 4.6. PauseLong Forces the chip into a busy mode until the watchdog timer expires, after wh
AT88SA100S [ Preliminary] 19 8558A–SMEM–03/09 6. Package Drawing 3TS1 - Shrink SOT Package Drawing Contact:[email protected]
2 AT88SA100S [Preliminary] 8558A–SMEM–03/09 1.1. Memory Resources Sram 256 bits of SRAM that are used for storage of a key. The LoadSr
20 AT88SA100S [Preliminary] 8558A–SMEM–03/09 7. Revision History Table 21. Revision History Doc. Rev. Date Comments 8558A 03/2009
Headquarters International Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Asia
AT88SA100S [ Preliminary] 3 8558A–SMEM–03/09 Status Fuses These fuses can be used to store various information which is not secret. The
4 AT88SA100S [Preliminary] 8558A–SMEM–03/09 1.4. Security Features This chip incorporates a number of physical security features desig
AT88SA100S [ Preliminary] 5 8558A–SMEM–03/09 2.2. AC Parameters Figure 1. AC Parameters tSTARTtZHItZLOdata commWAKELOGIC ØtSTARTtBITLOG
6 AT88SA100S [Preliminary] 8558A–SMEM–03/09 Table 3. AC Parameters Parameter Symbol Direction Min Typ Max Unit Notes Wake Low Durati
AT88SA100S [ Preliminary] 7 8558A–SMEM–03/09 3. DC Parameters Table 4. DC Parameters Parameter Symbol Min Typ Max Unit Notes Operatin
8 AT88SA100S [Preliminary] 8558A–SMEM–03/09 3.1. IO Flags The host system is always the bus master, so before any IO transaction, the
AT88SA100S [ Preliminary] 9 8558A–SMEM–03/09 3.1.2. Transmit Flag The transmit flag is used to turn around the signal so that the device
Comments to this Manuals