1Features• Low-Voltage and Standard-Voltage Operation–2.7(VCC=2.7Vto5.5V)–2.5(VCC=2.5Vto5.5V)• 3-Wire Serial Interface• Schmitt Trigger, Filtered Inpu
10AT93C46C1122D–SEEPR–08/02ERASE TimingERAL Timing(1)Note: 1. Valid only at VCC= 4.5V to 5.5V.SK1 1 ...1CSDI ANtCStSVtDFtWPAN-1AN-2A0CHECKSTATUSSTANDB
11AT93C46C1122D–SEEPR–08/02Note: For 2.7V and 2.5V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC charact
12AT93C46C1122D–SEEPR–08/02Packaging Information8P3 – PDIP2325 Orchard ParkwaySan Jose, CA 95131TITLEDRAWING NO.RREV. 8P3, 8-lead, 0.300" Wide
13AT93C46C1122D–SEEPR–08/028S1 – JEDEC SOIC 2325 Orchard Parkway San Jose, CA 95131TITLEDRAWING NO.RREV. Note:10/10/018S1, 8-lead (0.150" Wid
Printed on recycled paper.© Atmel Corporation 2002.Atmel Corporation makes no warranty for the use of its products, other than those expressly contain
2AT93C46C1122D–SEEPR–08/02Block DiagramAbsolute Maximum Ratings*Operating Temperature... -55°Cto+125°C*NOTICE: Stresses
3AT93C46C1122D–SEEPR–08/02Note: 1. This parameter is characterized and is not 100% tested.Note: 1. VILmin and VIHmax are reference only and are not te
4AT93C46C1122D–SEEPR–08/02Note: 1. This parameter is characterized and is not 100% tested.AC CharacteristicsApplicable over recommended operating rang
5AT93C46C1122D–SEEPR–08/02FunctionalDescriptionThe AT93C46C is accessed via a simple and versatile three-wire serial communicationinterface. Device op
6AT93C46C1122D–SEEPR–08/02ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in thememory array to the logic “1” state and is prima
7AT93C46C1122D–SEEPR–08/02Timing DiagramsSynchronous Data TimingNote: This is the minimum SK period.
8AT93C46C1122D–SEEPR–08/02READ TimingEWEN Timing(1)Note: 1. Requires a minimum of nine clock cycles.EWDS Timing(1)Note: 1. Requires a minimum of nine
9AT93C46C1122D–SEEPR–08/02WRITE TimingWRAL Timing(1)(2)Notes: 1. Valid only at VCC= 4.5V to 5.5V.2. Requires a minimum of nine clock cycles.SKCStCStWP
Comments to this Manuals