Rainbow-electronics Preliminary User Manual

Browse online or download User Manual for Storage Rainbow-electronics Preliminary. Rainbow Electronics Preliminary User Manual

  • Download
  • Add to my manuals
  • Print
  • Page
    / 16
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 0
1
Features
Single Voltage Operation
–5V Read
5V Programming
Fast Read Access Time - 55 ns
Internal Erase/Program Control
Sector Architecture
One 8K Words (16K bytes) Boot Block with Programming Lockout
Two 4K Words (8K bytes) Parameter Blocks
One 240K Words (480K bytes) Main Memory Array Block
Fast Sector Erase Time - 10 seconds
Byte-by-Byte or Word-By-Word Programming - 10 µs Typical
Hardware Data Protection
DATA Polling For End Of Program Detection
Low-Power Dissipation
50 mA Active Current
300 µA CMOS Standby Current
Typical 10,000 Write Cycles
Description
The AT49F004(T) and AT49F4096A(T) are 5-volt, 4-megabit Flash Memories orga-
nized as 524,288 words of 8 bits each or 256K words of 16 bits each. Manufactured
with Atmel’s advanced nonvolatile CMOS technology, the devices offer access times
to 55 ns with power dissipation of just 275 mW. When deselected, the CMOS standby
current is less than 300 µA.
The device contains a user-enabled “boot block” protection feature. Two versions of
the feature are available: the AT49F004/4096A locates the boot block at lowest order
addresses (“bottom boot”); the AT49F004T/4096AT locates it at highest order
addresses (“top boot”).
To allow for simple in-system reprogrammability, the AT49F004(T)/4096A(T) does not
require high input voltages for programming. Reading data out of the device is similar
to reading from an EPROM; it has standard CE
, OE, and WE inputs to avoid bus con-
tention. Reprogramming the AT49F004(T)/4096A(T) is performed by first erasing a
4-Megabit
(512K x 8/
256K x 16)
Flash Memory
AT49F004
AT49F004T
AT49F4096A
AT49F4096AT
Preliminary
Rev. 1167A–09/98
Pin Configurations
Pin Name Function
A0 - A18 Addresses
CE
Chip Enable
OE
Output Enable
WE Write Enable
RESET
Reset
RDY/BUSY
Ready/Busy Output
I/O0 - I/O14 Data Inputs/Outputs
I/O15(A-1)
I/O15 (Data Input/Output, Word Mode)
A-1 (LSB Address Input, Byte Mode)
BYTE
Selects Byte or Word Mode
NC No Connect
(continued)
Page view 0
1 2 3 4 5 6 ... 15 16

Summary of Contents

Page 1 - Pin Configurations

1Features•Single Voltage Operation–5V Read– 5V Programming•Fast Read Access Time - 55 ns•Internal Erase/Program Control•Sector Architecture– One 8K Wo

Page 2

AT49F004/4096A(T)10Program Cycle WaveformsSector or Chip Erase Cycle WaveformsNotes: 1. OE must be high only when WE and CE are both low.2. For chip e

Page 3

AT49F004/4096A(T)11Notes: 1. These parameters are characterized and not 100% tested.2. See tOE spec in AC Read Characteristics.Data Polling WaveformsN

Page 4

AT49F004/4096A(T)12Software Product Identification Entry(1)Software Product Identification Exit(1)(6)Notes: 1. Data Format: I/O15 - I/O8 (Don’t Care);

Page 5

AT49F004/4096A(T)13AT49F004(T) Ordering InformationtACC(ns)ICC (mA)Ordering Code Package Operation RangeActiveStandby55 50 0.3 AT49F004-55TC 40T Comme

Page 6

AT49F004/4096A(T)14AT49F4096A(T) Ordering InformationtACC(ns)ICC (mA)Ordering Code Package Operation RangeActive Standby55 50 0.3 AT49F4096A-55RCAT49F

Page 7

AT49F004/4096A(T)15Packaging Information*Controlling dimension: millimeters*Controlling dimension: millimeters44R, 44-Lead, 0.525" Wide, Plastic

Page 8

© Atmel Corporation 1998.Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standa

Page 9

AT49F004/4096A(T)2block of data and then programming on a byte-by-byte orword-by-word basis.The device is erased by executing the erase commandsequenc

Page 10 - AT49F004/4096A(T)

AT49F004/4096A(T)3AT49F004(T) Block Diagram AT49F4096A(T) Block Diagram Device OperationREAD: The AT49F004(T)/4096A(T) is accessed like anEPROM. When

Page 11

AT49F004/4096A(T)4device is in its standard operating mode. A low level on theRESET input halts the present device operation and putsthe outputs of th

Page 12

AT49F004/4096A(T)5For details, see Operating Modes (for hardware operation)or Software Product Identification. The manufacturer anddevice code is the

Page 13

AT49F004/4096A(T)6Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don’t Care); I/O7 - I/O0 (Hex)The ADDRESS FORMAT in each bu

Page 14

AT49F004/4096A(T)7Notes: 1. X can be VIL or VIH.2. Refer to AC Programming Waveforms.3. VH = 12.0V ± 0.5V.4. Manufacturer Code: 161FHDevice Code: 11H

Page 15

AT49F004/4096A(T)8AC Read Waveforms(1)(2)(3)(4)Notes: 1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC.2. OE

Page 16 - 1167A–09/98/xM

AT49F004/4096A(T)9AC Byte/Word Load WaveformsWE ControlledCE ControlledAC Word Load CharacteristicsSymbol Parameter Min Max UnitstAS, tOESAddress, OE

Comments to this Manuals

No comments